

## JACOBSON, PRICE, HOLMAN &amp; STERN

PROFESSIONAL LIMITED LIABILITY COMPANY

THE JENIFER BUILDING  
400 SEVENTH STREET, N.W.

WASHINGTON, D. C. 20004

(202) 638-6666

March 10, 2000

HARVEY B. JACOBSON, JR.  
D. DOUGLAS PRICE  
JOHN CLARKE HOLMAN  
SIMOR L. MOSKOWITZ  
MICHAEL R. SLOBASKY  
MARSHA G. GENTNER  
JONATHAN I. SCHERER  
IRWIN M. AISENBERG  
GEORGE W. LEWIS  
WILLIAM E. PLAYER  
YOON S. HAM  
LEESA N. WEISS  
PETER S. WEISSMAN  
SUZIN C. BAILEY  
PAULA L. CRAIG

PATENT AGENT  
TANIA J. KEEBLE

OF COUNSEL  
MARVIN R. STERN  
BRIAN B. DARVILLE

TELEFAX  
(202) 393-6350  
(202) 393-6361  
(202) 393-6352

E-MAIL: TP@JPHS.COM  
INTERNET: WWW.JPHS.COM

\*BAR OTHER THAN D.C.

03/10/00  
J490 U.S. PRO

Atty. Docket No.: P65138US0  
CUSTOMER NUMBER: 00136

Assistant Commissioner of Patents  
Washington, D.C. 20231

Sir:

Transmitted herewith for filing is the patent application of **Takashi KENMOCHI** for **APPARATUS AND METHOD OF BLOCK NOISE DETECTION AND REDUCTION**. The application comprises a 25-page specification including 16 claims (8 independent) and Abstract, 7 sheets of drawings, and a Declaration and Power of Attorney.

Accompanying this application for filing is:

Assignment document, cover sheet and \$40.00 fee for  
recordation of Assignment; and

A certified copy of each of the following three (3) foreign  
applications, the priorities of which are claimed under 35 U.S.C.  
§119:

**Japanese** Application No. 1999-83190, filed **March 26, 1999**

**Japanese** Application No. 1999-297915, filed **October 20, 1999**

**Japanese** Application No. 1999-355563, filed **December 15, 1999**

The filing fee has been calculated as shown:

Large Entity		\$690.00
Total Claims	16 in excess of 20 = 0 (x \$18.00)=	0.00
Total Ind. Claims	08 in excess of 3 = 5 (x \$78.00)=	390.00
		+
	<b>TOTAL FILING FEES</b>	<b>\$ 1080.00</b>

Check No. 46739, in the amount of \$1120.00, is enclosed to cover the Filing Fee and fee for recordation of Assignment. The Commissioner is hereby authorized to charge payment of any fees set forth in §§1.16 or 1.17 during the pendency of this application, or credit any overpayment, to Deposit Account No. 06-1358. A duplicate copy of this sheet is enclosed.

Respectfully submitted,

JACOBSON, PRICE, HOLMAN & STERN, PLLC

By

*John C. Holman*  
John C. Holman  
Reg. No. 22,769

jrc

03/10/00  
J490 U.S. PRO  
09/522711

APPARATUS AND METHOD OF BLOCK NOISE DETECTION AND  
REDUCTION

BACKGROUND OF THE INVENTION

5       The present invention relates to detection and reduction of block noises generated when video signals are coded and decoded per pixel block.

10       A well known encoding technique is to compress video signals per pixel block with exploiting correlation between adjacent pixels within each block. Each pixel block consists of a predetermined number of pixels in the horizontal and the vertical directions.

15       The coded video signals are stored in a storage medium or transferred to a decoding apparatus via a transfer cable. After storage or transfer, the coded video signals are expanded per pixel block for decoding.

20       The lower the compression ratio, the higher the image quality. On the other hand, the higher the compression ratio, the smaller the amount of video data stored in a storage medium or transferred along a transfer cable. High compression ratio would however cause a difference in gradation between adjacent pixel blocks. The gradation difference is called a block noise and noticeable on video signal portions with small gradation changes.

25       Block noises would also be generated when video signals are reproduced from a storage medium by a dirty or worn-out magnetic head. These noises are also noticeable on a monitor.

30       Several techniques have been developed for detection and reduction of block noises.

      One of the techniques is to smooth the boundary between adjacent pixel blocks over which block noises are generated, by interpolation, as shown in FIG. 1.

35       This figure shows signal levels of four pixels x1 to x4 aligned over the boundary between pixel blocks BK1 and BK2.

00552711-031000

The difference in signal level between the pixels x1 and x2 in the block BK1 is d1, and that between x3 and x4 in the block BK2 is d3. The signal difference between the pixels x2 and x3 adjacent to each other over the block boundary is d2. The difference d2 is larger than d1 and d3, thus causing generation of block noises.

The block noise can be detected by comparison of signal level over the block boundary for reduction if the boundary is already known. If not, however, the block boundary must be detected from an input video signal.

Such noise reduction requires precise boundary detection by, for example, a decoding apparatus capable of outputting pulse signals that indicate pixel block boundaries.

Japanese Unexamined Patent Publication Nos. 1991(3)-174891 and 1996(8)-149470 disclose other techniques for detecting and reducing block noises. These techniques however require a bulk of circuitry.

#### SUMMARY OF THE INVENTION

A purpose of the present invention is to provide an apparatus and a method of detection and reduction of block noises with no requirement of detecting pixel block boundaries of an input video signal.

Another purpose of the present invention is to provide an apparatus for detecting and reducing block noises with relatively small circuitry.

The present invention provides an apparatus for detecting a block noise generated on an input video signal that has been code and decoded per pixel block. The apparatus includes: a differentiator to differentiate the input video signal per pixel block to obtain a differentiated signal; a detector to detect impulses of the differentiated signal to obtain a detection signal carrying the impulses; an integrator to integrate the detection signal; and a determinator

to compare the detection signal and a reference signal to determine whether the block noise is generated on the input video signal.

Furthermore, the present invention provides an apparatus for reducing a block noise generated on an input video signal that has been code and decoded per pixel block. The apparatus includes: a differentiator to differentiate the input video signal per pixel block to obtain a differentiated signal and detect impulses of the differentiated signal, thus outputting a detection signal carrying the impulses; a filter to filter the detection signal to obtain a correction signal; a delay section to delay the input video signal by a predetermined period; and an adder to add the correction signal to the delayed video signal to cancel a difference in signal level on the boundary between a first pixel block on which a block noise is generated and a second pixel block adjacent to the first pixel block of the input video signal.

Moreover, the present invention provides a method of detecting a block noise generated on an input video signal that has been code and decoded per pixel block. The input video signal is differentiated per pixel block to obtain a differentiated signal. Impulses of the differentiated signal are detected to obtain a detection signal carrying the impulses. The detection signal is integrated. The integrated detection signal is compared with a reference signal to determine whether the block noise is generated on the input video signal.

The present invention further provides a method of reducing a block noise generated on an input video signal that has been code and decoded per pixel block. The input video signal is differentiated per pixel block to obtain a differentiated signal and detect impulses of the differentiated signal, thus outputting a detection signal carrying the impulses. The detection signal is filtered to obtain a correction signal. The

input video signal is delayed by a predetermined period. The correction signal is added to the delayed video signal to cancel a difference in signal level on the boundary between a first pixel block on which a block noise is generated and a second pixel block adjacent to the first pixel block of the input video signal.

The present invention still provides a computer-implemented method of detecting a block noise generated on an input video signal that has been code and decoded per pixel block. The input video signal is differentiated per pixel block to obtain a differentiated signal. Impulses of the differentiated signal are detected to obtain a detection signal carrying the impulses. The detection signal is integrated. The integrated detection signal is compared with a reference signal to determine whether the block noise is generated on the input video signal.

The present invention also provides a computer-implemented method of reducing a block noise generated on an input video signal that has been code and decoded per pixel block. The input video signal is differentiated per pixel block to obtain a differentiated signal and detect impulses of the differentiated signal, thus outputting a detection signal carrying the impulses. The detection signal is filtered to obtain a correction signal. The input video signal is delayed by a predetermined period. The correction signal is added to the delayed video signal to cancel a difference in signal level on the boundary between a first pixel block on which a block noise is generated and a second pixel block adjacent to the first pixel block of the input video signal.

Furthermore, the present invention provides a processor readable medium storing program code for causing a computer to detect a block noise generated on an input video signal that has been code and decoded per pixel block. The processor readable medium stores:

first program code means for differentiating the input video signal per pixel block to obtain a differentiated signal; second program code means for detecting impulses of the differentiated signal to obtain a detection signal carrying the impulses; third program code means for integrating the detection signal; and fourth program code means for comparing the integrated detection signal and a reference signal to determine whether the block noise is generated on the input video signal.

Moreover, the present invention provides a processor readable medium storing program code for causing a computer to reduce a block noise generated on an input video signal that has been code and decoded per pixel block. The processor readable medium stores: first program code means for differentiating the input video signal per pixel block to obtain a differentiated signal and detect impulses of the differentiated signal, thus outputting a detection signal carrying the impulses; second program code means for filtering the detection signal to obtain a correction signal; third program code means for delaying the input video signal by a predetermined period; and fourth program code means for adding the correction signal to the delayed video signal to cancel a difference in signal level on the boundary between a first pixel block on which a block noise is generated and a second pixel block adjacent to the first pixel block of the input video signal.

#### BRIEF DESCRIPTION OF DRAWINGS

FIG. 1 illustrates a conventional technique for detecting and reducing block noises;

FIG. 2 shows a block diagram of a preferred embodiment of a block noise detection apparatus according to the present invention;

FIGS. 3A to 3C illustrate the differentiation and solitary differentiated points detection functions of

the block noise detection apparatus shown in FIG. 2;

FIG. 4 shows block diagrams of the integrator circuit and the frame detector of the block noise detection apparatus shown in FIG. 2;

5       FIG. 5 illustrates the functions of the integrator circuit and the frame detector of the block noise detection apparatus shown in FIG. 2;

FIG. 6 shows a block diagram of a modification of the frame detector of the block noise detection apparatus shown in FIG. 2;

FIG. 7 shows a block diagram of a preferred embodiment of a block noise reduction apparatus according to the present invention;

FIG. 8 illustrates the solitary differentiated point detection according to the present invention;

FIG. 9 shows a block diagram of a filter for filtering a solitary differentiated point detection signal shown in FIG. 8;

FIGS. 10A to 10E illustrate the function of the block noise signal reduction apparatus shown in FIG. 7; and

FIG. 11 shows a block diagram of another preferred embodiment of a block noise reduction apparatus according to the present invention.

#### DETAILED DESCRIPTION OF PREFERRED EMBODIMENTS

Preferred embodiments according to the present invention will be disclosed with reference to the attached drawings.

FIG. 2 shows a block diagram of a preferred embodiment of a block noise detection apparatus according to the present invention.

An input video signal that has been coded and decoded per pixel block is differentiated by a differentiating circuit 1. The differentiated video signal is supplied to a solitary differentiated point detector 2.

5       The integrated detection signal is supplied to a  
frame detector 4 for detection of a video frame carrying  
block noises.

Illustrated in FIG. 3A are input video signal components for five pixel blocks to be supplied to the differentiating circuit 1. Each pixel block consists of eight pixels in both the horizontal and the vertical directions.

The detector 2 outputs the detection signal that carries impulses as shown in FIG. 3C and indicates solitary differentiated points on the differentiated video signal. The detection signal is supplied to the integrator circuit 3 and then the frame detector 4.

The solitary differentiated points detection signal output by the detector 2 is supplied to a value converter 3a. The converter 3a outputs "1" when the detection signal is HIGH (FIG. 3C) while it outputs "-1" when the detection signal is LOW.

The output of the limiter 3d is clipped at the upper  
35 and lower limit levels and supplied to a delay circuit  
3c and delayed by eight pixels (8T). The delayed signal  
is supplied to the adder 3b and added to the output of

the value converter 3a.

In FIG. 4, the delay circuit 3c delays the output of the limiter 3d by eight pixels for an input video signal that carries pixel blocks each consisting of 64 pixels (8 x 8 in the horizontal and the vertical directions).

The output of the limiter 3d is supplied to a comparator 3e and compared with a predetermined reference level. The comparator 3e outputs "1" when the output of the limiter 3d is higher than the reference level, while it outputs "-1" when the output is equal to or lower than the reference level.

By the signal processing of the integrator circuit 3 described so far, the solitary differentiated points detection signal is accumulated per eight pixels in the horizontal direction to gain an integrated value of the detection signal in the horizontal direction.

The output (integrated value in the horizontal direction) of the comparator 3e is supplied to an adder 3f and then to a limiter 3h having predetermined upper and lower limit levels.

The output of the limiter 3h is clipped at the upper and lower limit levels and supplied to a delay circuit 3g and delayed by one horizontal line period (1H). The delayed signal is supplied to the adder 3f and added to the output of the comparator 3e.

The output of the limiter 3h is supplied to a comparator 3i and compared with a predetermined reference level. The comparator 3i outputs "1" when the output of the limiter 3h is higher than the reference level, while it outputs "-1" when the output is equal to or lower than the reference level.

By the signal processing of the integrator circuit 3 described so far, in addition to the processing in the horizontal direction, the solitary differentiated points detection signal is accumulated per eight pixels also in the vertical direction to gain an integrated

00522711-031000

value of the detection signal in the horizontal and the vertical directions.

Next, the signal processing of the frame detector 4 is disclosed.

5       The output (integrated value in the horizontal and the vertical directions) of the comparator 3i is supplied to a counter 4a. The counter 4a counts the number of "1" output by the comparator 3i and outputs the counted number per video frame. The number counted  
10 by the comparator 4a per frame depends on the degree of generation of block noises for each frame.

The output (counted number) of the counter 4a is supplied to a comparator 4b and compared with a predetermined reference level. The comparator 4b  
15 outputs "1" when the output of the counter 4a is higher than the reference level, while it outputs "-1" when the output is equal to or lower than the reference level.

The output "1" of the comparator 4b indicates that block noises are generated on a frame, while the output  
20 "-1" indicates no generation of block noises.

The functions of the integrator circuit 3 and the frame detector 4 are illustrated in FIG. 5.

In FIG. 5, the numerals 1-1 to 4-6 represent pixel blocks each consisting of eight pixels in both the  
25 horizontal and the vertical directions.

It is assumed that block noises are generated on the pixel blocks 1-3, 1-4, 1-5 and 1-6, and also 3-1, 3-2, 3-3 and 3-4.

Furthermore, it is assumed that the signs ○, △  
30 and □ in FIG. 5 indicate locations of a video frame according to the outputs of the comparators 3e and 3i (FIG. 4) as follows:

The signs ○ indicate portions of the frame where the outputs of the comparators 3e and 3i are "1" and  
35 "-1", respectively.

The signs △ indicate portions of the frame where the outputs of the comparators 3e and 3i are "-1" and

"1", respectively.

The signs  $\square$  indicate portions of the frame where the outputs of the comparators 3e and 3i are both "1".

5 Firstly, the solitary differentiated points detection signal for the first line on the blocks 1-1 to 1-6 is supplied to the value converter 3a (FIG. 4).

The solitary differentiated points detection signal is accumulated per eight pixels in the horizontal direction by the addition loop circuitry consisting of  
10 the adder 3b, limiter 3d and delay circuit 3c (FIG. 4).

This process goes to the next lines one by one.

No block noises are generated on the blocks 1-1 and 1-2 according to the assumption. In these blocks, pixels adjacent to each other in the horizontal  
15 direction have a difference in signal level. And hence a solitary differentiated points detection signal for the blocks 1-1 and 1-2 may be "H". It is however very rare that the level "H" is continuously output per eight pixels. The output of the limiter 3d therefore has a  
20 tendency to rise only on the borders between the blocks 1-2 and 1-3, 1-3 and 1-4, 1-4 and 1-5, and also 1-5 and 1-6.

The level "H" will be continuously output per eight pixels as the solitary differentiated points  
25 detection signal when block noises are generated on the blocks 1-1 and 1-2.

According to the assumption on the signs  $\circ$  and  $\square$ , the limiter 3d goes beyond the reference level of the comparator 3e, so that the comparator 3e outputs "1"  
30 on the border between the blocks 1-3 and 1-4 on the second line. The comparator 3e continuously outputs "1" on the border between the blocks 2-4 and 2-5 from the second line to the ninth line, as shown in FIG. 5.

Since it is assumed that no block noises are  
35 generated on the blocks 2-1 to 2-6, the output of the limiter 3d has a tendency to lower on the block borders from the ninth line. The output of the limiter 3d

becomes lower than the reference level of the comparator 3e on the border between the blocks 2-5 and 2-6 on the ninth line, so that the comparator 3e continuously outputs "-1" from that portion.

5        On the other hand, since it is assumed that block noises are generated on the blocks 3-1 to 3-4, the output of the limiter 3d has a tendency to rise on the block borders from the 18-th line. The output of the limiter 3d goes beyond the reference level of the comparator 3e from the border between the blocks 3-2 and 3-3 on  
10       the 18-th line to the border between the blocks 4-3 and 4-4 on the 25-th line. The comparator 3e thus continuously outputs "1" from the 18-th to 25-th line.

      In FIG. 4, the addition loop circuitry consisting  
15       of the adder 3f, limiter 3h and delay circuit 3g accumulates the output of the comparator 3e in the vertical direction. The output of the limiter 3h rises on the block borders where block noises are generated. The comparator 3i then outputs "1" when the output of  
20       the limiter 3h goes beyond the reference level of the comparator 3i.

      As described above, according to the assumption in this embodiment, the comparator 3e continuously outputs "1" from the second line on the border between  
25       blocks 1-3 and 1-4 to the ninth line on the border between blocks 2-4 and 2-5. The output of the limiter 3h thus rises and goes beyond the reference level of the comparator 3i on the border between blocks 1-3 and 1-4 on the fifth line, so that the comparator 3i outputs  
30       "1" on each block border.

      On the other hand, the comparator 3e continuously outputs "-1" from the ninth line on the border between blocks 2-5 and 2-6. The output of the limiter 3h becomes lower than the reference level of the comparator 3i on  
35       the border between blocks 2-5 and 2-6 on the 12-th line, so that the comparator 3i outputs "-1" on each block border.

Since assumption is made such that block noises are generated on the blocks 3-1 to 3-4, the output of the limiter 3h has a tendency to rise from the 18-th line on the border between the blocks 3-2 and 3-3, and goes beyond the reference level of the comparator 3i from the 21-th line on the border between the blocks 3-2 and 3-3 to the 28-th line on the border between the blocks 4-3 and 4-4. The comparator 3i thus outputs "1".

The counter 4a counts the number of "1" output by the comparator 3i per frame. The counted value is 74 that corresponds to the total number of  $\triangle$  and  $\square$  in this example of FIG. 5.

The counted value of the counter 4a is compared with the reference level of the comparator 4b to determine whether block noises are generated on a video frame. As already described, the output "1" of the comparator 4b indicates that block noises are generated on a frame, while the output "-1" indicates no generation of block noises.

Next, a modification of the frame detector 4 of the block noise detection apparatus is disclosed with reference to FIG. 6. This modification is suitable for a video signal according to the MPEG (Moving Picture Coding Experts Group) standard.

Elements shown in FIG. 6 that are the same as or analogous to elements shown in FIG. 4 are referenced by the same reference numbers and will not be explained in detail.

The output of the comparator 3i (FIG. 4) is supplied to the counter 4a (FIG. 6) and its output is supplied to a median circuit 4e.

Also supplied to the median circuit 4e are the output of a delay circuit 4c by which the output of the counter 4a (FIG. 6) has been delayed by one frame and also the output of a delay circuit 4d by which the output of the delay circuit 4c has been delayed by one frame.

In another word, the counted values for three

The median circuit 4e outputs the middle value among the three counted values. The middle value is then supplied to the comparator 4b for detection of block noises.

Such frequent change in level occurs, for example, when block noises are generated on B frames but not on an I frame of a group of sequential B, B, I, B, B frames of a video signal according to the MPEG standard where B and I denote a predictive-coded frame and an intra-coded frame, respectively.

As described above, the present invention achieves block noise detection based on the facts that the differentiated signal output by the differentiating circuit 1 (FIG.2) is noticeable as shown in FIG. 3B due to abrupt change in signal level of pixels around which block noises are generated, and also the level change occurs cyclically per pixel block.

Furthermore, the solitary differentiated points detection signal is integrated in both the horizontal and the vertical directions by the integrator circuit 3 in FIG. 4. The integration process may however be proceeded in only the horizontal direction. In this

case, the output of the comparator 3e is directly supplied to the counter 4a for block noise detection based on the value of "1" output by the comparator 3e and counted by the counter 4a.

5 Described next with respect to FIG. 7 is a preferred embodiment of a block noise reduction apparatus according to the present invention.

An input video signal (1) that has been coded and decode per pixel block is supplied to a solitary  
10 differentiated point detector 10. The detector 10 differentiates the input signal (1) and outputs a detection signal (2) that indicates a solitary differentiated point. The detection signal (2) is filtered by a filter 20 and supplied to an adder 40.

15 The input video signal (1) is also supplied to a delay unit 30. The input signal (1) is delayed by a predetermined period and supplied to the adder 40. The adder 40 adds the output signals (3) and (4) of the filter 20 and the delay unit 30, respectively, to output a  
20 signal (5).

Illustrated in FIG. 8 is an example of the solitary differentiated point detection.

The solitary differentiated point detector 10 has a logical filter that filters the input video signal  
25 (1) to output an impulse signal as shown in FIG. 8 as the detection signal (2).

The detector 10 differentiates the input video signal (1) and compares the differentiated values (a, b, c, d and e) of adjacent pixels to output the  
30 differentiated value (c) of the pixel, which juts out compared to the values of other pixels.

In detail, in this example, the detector 10 outputs the value (c) that satisfies the condition  $|c - d| > |d - e|$  and  $|b - c| > |a - b|$  but does not  
35 satisfy the condition  $b \leq c \leq d$  and  $b \geq c \geq d$ . The detection of the solitary differentiated point can also be conducted by the same way as illustrated in FIGS.

3A to 3C.

The value (c) is then supplied as the detection signal (2) to the filter 20 (FIG. 7) a block diagram of which is shown in FIG. 9.

5       The detection signal (2) is delayed by delay elements 2a to 2d by a period (T) that corresponds to one pixel for each delay element, totally five pixels.

      The outputs of the delay elements 2a to 2d are supplied to multipliers 2e to 2h and assigned weights  
10   2, 3, -2 and -1, respectively.

      The outputs of the multipliers 2e to 2h are supplied to an adder 2i. The detection signal (2) is also supplied to the adder 2i.

      The output of the adder 2i is then supplied to a  
15   1/6 processor 2j and reduced by 1/6. The 1/6-reduced output (a correction signal) is supplied as the signal (3) to the adder 40 (FIG. 7).

      The input video signal (1) is delayed by the delay unit 30 by a period that corresponds to two pixels and  
20   supplied to the adder 40 that outputs the signal (5).

      The function of the block noise signal reduction apparatus shown in FIG. 7 is further explained with reference to FIGS. 10A to 10E.

      The input video signal (1) having a gradation  
25   difference (noise) on the boundary between pixel blocks as shown in FIG. 10A is differentiated by the solitary differentiated point detector 10. The detector 10 outputs the detection signal (2) as shown in FIG. 10B that indicates the solitary differentiated point (c)  
30   of FIG. 8.

      The detection signal (2) of FIG. 10B is filtered by the filter 20 as explained with reference to FIG. 9, to be the correction signal as shown in FIG. 10C, which is then supplied to the adder 40.

35       The input video signal (FIG. 10A) is delayed by the delay unit 30 by the period that corresponds to two pixels (2T) as shown in FIG. 10D and supplied to the

adder 40.

The delayed video signal and the correction signal are added by the adder 40 which then outputs a corrected video signal as shown in FIG. 10E.

5 As described above, the noise reduction apparatus shown in FIG. 7 generates the correction signal (FIG. 10C) for canceling the gradation difference on the block boundary (FIG. 10A) for obtaining a smooth video signal with no abrupt step on the boundary as shown in FIG. 10E.

10 Another preferred embodiment of a block noise reduction apparatus according to the present invention is described with respect to FIG. 11.

15 Elements in the embodiment shown in FIG. 11 that are the same as or analogous to elements in the embodiment of FIG. 7 are referenced by the same reference numerals and will not be explained in detail.

The block noise reduction apparatus (FIG. 11) is provided with a block noise detection unit 50 and a switch 60 between the solitary differentiated point detector 10 and the filter 20.

Block noise reduction processing is made on/off by the switch 60 according to the result of detection by the block noise detection unit 50.

25 As for the block noise detection unit 50, the integrator circuit 3 shown in FIG. 4, and the frame detector shown in FIG. 6 are employed in this embodiment.

30 When a block noise is generated on a video frame, the comparator 4b of the frame detector outputs the value "1" as explained with reference to FIG. 6. The value "1" is supplied to the switch 60 (FIG. 11) that allows the detection signal output by the solitary differentiated point detector 10 to pass therethrough.

35 and be supplied to the filter 20 for noise reduction. On the other hand, when almost no block noise is generated, the comparator 4b outputs the value "0" which

is then supplied to the switch 60. The switch 60 in this case outputs a zero-level signal for cutting off the noise reduction processing.

As explained with reference to FIG. 6, the median circuit 4e offers protection of reproduced images from chattering which would occur when the output of the comparator 4b changes frequently between "1" and "-1". This will be the cause of chattering of the switch 60 (FIG. 11).

Such frequent change in level occurs, for example, when block noises are generated on B frames but not on an I frame of a group of sequential B, B, I, B, B frames of a video signal according to the MPEG standard.

For such an MPEG video signal, the frame delay conducted by the delay circuits 4c and 4d (FIG. 6) applies the hysteresis characteristics to the output of the counter 4a and its middle value is output by the median circuit 4e. This avoids chattering of the switch 60 (FIG. 11) for reproducing images with less noises.

The present invention has been described in detail with reference to various hardware devices, however, it will be appreciated by those skilled in the art that the present invention can also be implemented in software which will be stored on a CD-ROM type storage medium or downloaded via net work, for example, to cause a computer to detect and/or reduce block noises generated on video signals.

As disclosed above, according to the present invention, block noises are detected by differentiating input video signals for obtaining solitary differentiated points and integrating the points.

The present invention thus achieves precise block noise detection even though boundaries between pixel blocks are unknown.

The precise block noise detection is further achieved by integration processing in both the horizontal and the vertical directions for generating

impulses that have correlation with block noise in both directions.

Furthermore, as disclosed above, according to the present invention, block noises are reduced by  
5 differentiating input video signals to obtain solitary differentiated points for generating correction signals for canceling differences in signal levels on pixel block boundaries.

The present invention thus achieves block noise  
10 reduction with relatively small circuitry.

Moreover, the block noise reduction processing according to the present invention is applied only to video frames on which many block noises are generated to avoid chartering.

The present invention thus achieves block noise  
15 reduction with the least deterioration of images.

00522741-031000

## WHAT IS CLAIMED IS:

1. An apparatus for detecting a block noise generated on an input video signal that has been code and decoded per pixel block, the apparatus comprising:

a differentiator to differentiate the input video signal per pixel block to obtain a differentiated signal;

a detector to detect impulses of the differentiated signal to obtain a detection signal carrying the impulses;

an integrator to integrate the detection signal; and

a determinator to compare the integrated detection signal and a reference signal to determine whether the block noise is generated on the input video signal.

2. The apparatus according to claim 1 wherein each pixel block has a predetermined number of pixels in both the horizontal and the vertical directions of the pixel block, the integrator integrating the detection signal in the horizontal and the vertical directions for a period corresponding to the pixel block.

3. The apparatus according to claim 2 wherein the determinator includes:

a counter to count the number of integrated impulses of the integrated detection signal per predetermined unit of image carried by the input video signal;

a plurality of delay sections each delaying the counted number by a period decided based on the predetermined unit of image, thus outputting count signals for succeeding images in the predetermined unit of image; and

a median section to select a middle count signal

00522711-034000

among the count signals, which is the middle in level, the middle count signal being compared with the reference signal.

4. An apparatus for reducing a block noise generated on an input video signal that has been code and decoded per pixel block, the apparatus comprising:

a differentiator to differentiate the input video signal per pixel block to obtain a differentiated signal and detect impulses of the differentiated signal, thus outputting a detection signal carrying the impulses;

a filter to filter the detection signal to obtain a correction signal;;

a delay section to delay the input video signal by a predetermined period; and

an adder to add the correction signal to the delayed video signal to cancel a difference in signal level on the boundary between a first pixel block on which a block noise is generated and a second pixel block adjacent to the first pixel block of the input video signal.

5. The apparatus according to claim 4 further comprising:

a detector to detect the block noise per predetermined unit of image carried by the input video signal; and

a switch to pass the detection signal carrying the impulses to the filter when the block noise is detected.

6. The apparatus according to claim 5 wherein each pixel block has a predetermined number of pixels in both the horizontal and the vertical directions of the pixel block, the detector including:

an integrator to integrate the detection signal in the horizontal and the vertical directions for a

00522711-031000

period corresponding to the pixel block; and

a determinator to compare the integrated detection signal and a reference signal to determinate whether the block noise is generated.

7. The apparatus according to claim 6 wherein the determinator includes:

a counter to count the number of integrated impulses of the integrated detection signal per predetermined unit of image carried by the video signal;

a plurality of delay sections each delaying the counted number by a period decided based on the predetermined unit of image, thus outputting count signals for succeeding images in the predetermined unit of image; and

a median section to select a middle count signal among the count signals, which is the middle in level, the middle count signal being compared with the reference signal.

8. A method of detecting a block noise generated on an input video signal that has been code and decoded per pixel block, comprising the steps of:

differentiating the input video signal per pixel block to obtain a differentiated signal;

detecting impulses of the differentiated signal to obtain a detection signal carrying the impulses;

integrating the detection signal; and

comparing the integrated detection signal and a reference signal to determine whether the block noise is generated on the input video signal.

9. The method according to claim 8 wherein each pixel block has a predetermined number of pixels in both the horizontal and the vertical directions of the pixel block, the integrating step including the step of integrating the detection signal in the horizontal and

00552711.031000

the vertical directions for a period corresponding to the pixel block.

10. The method according to claim 9 wherein the comparing step includes the steps of:

counting the number of integrated impulses of the integrated detection signal per predetermined unit of image carried by the input video signal;

delaying the counted number by a period decided based on the predetermined unit of image, thus outputting count signals in the predetermined unit of image; and

selecting a middle count signal among the count signals, which is the middle in level, the middle count signal being compared with the reference signal.

11. A method of reducing a block noise generated on an input video signal that has been code and decoded per pixel block, comprising the steps of:

differentiating the input video signal per pixel block to obtain a differentiated signal and detect impulses of the differentiated signal, thus outputting a detection signal carrying the impulses;

filtering the detection signal to obtain a correction signal;

delaying the input video signal by a predetermined period; and

adding the correction signal to the delayed video signal to cancel a difference in signal level on the boundary between a first pixel block on which a block noise is generated and a second pixel block adjacent to the first pixel block of the input video signal.

12. The method according to claim 11 further comprising the steps of:

detecting the block noise per predetermined unit of image carried by the input video signal; and

passing the detection signal carrying the impulses to the filter when the block noise is detected.

13. A computer-implemented method of detecting a block noise generated on an input video signal that has been code and decoded per pixel block, comprising the steps of:

differentiating the input video signal per pixel block to obtain a differentiated signal;

detecting impulses of the differentiated signal to obtain a detection signal carrying the impulses;

integrating the detection signal; and

comparing the integrated detection signal and a reference signal to determine whether the block noise is generated on the input video signal.

14. A computer-implemented method of reducing a block noise generated on an input video signal that has been code and decoded per pixel block, comprising the steps of:

differentiating the input video signal per pixel block to obtain a differentiated signal and detect impulses of the differentiated signal, thus outputting a detection signal carrying the impulses;

filtering the detection signal to obtain a correction signal;

delaying the input video signal by a predetermined period; and

adding the correction signal to the delayed video signal to cancel a difference in signal level on the boundary between a first pixel block on which a block noise is generated and a second pixel block adjacent to the first pixel block of the input video signal.

15. A processor readable medium storing program code for causing a computer to detect a block noise generated on an input video signal that has been code and decoded

00000000000000000000000000000000

per pixel block, comprising:

first program code means for differentiating the input video signal per pixel block to obtain a differentiated signal;

second program code means for detecting impulses of the differentiated signal to obtain a detection signal carrying the impulses;

third program code means for integrating the detection signal; and

fourth program code means for comparing the integrated detection signal and a reference signal to determine whether the block noise is generated on the input video signal.

16. A processor readable medium storing program code for causing a computer to reduce a block noise generated on an input video signal that has been code and decoded per pixel block, comprising:

first program code means for differentiating the input video signal per pixel block to obtain a differentiated signal and detect impulses of the differentiated signal, thus outputting a detection signal carrying the impulses;

second program code means for filtering the detection signal to obtain a correction signal;

third program code means for delaying the input video signal by a predetermined period; and

fourth program code means for adding the correction signal to the delayed video signal to cancel a difference in signal level on the boundary between a first pixel block on which a block noise is generated and a second pixel block adjacent to the first pixel block of the input video signal.

ABSTRACT OF THE DISCLOSURE

Block noises generated on an input video signal that has been code and decoded per pixel block are detected. The input video signal is differentiated per pixel block to obtain a differentiated signal. Impulses of the differentiated signal is detected to obtain a detection signal carrying the impulses. The detection signal is integrated and compared with a reference signal to determine whether the block noise is generated on the input video signal. For noise reduction, the detection signal is filtered to obtain a correction signal. The input video signal is delayed by a predetermined period. The correction signal is added to the delayed video signal to cancel the difference in signal level on the boundary between a first pixel block on which a block noise is generated and a second pixel block adjacent to the first pixel block of the input video signal.

0052711-031000




FIG.1 RELATED ART




FIG.2





FIG.4




FIG. 5




FIG. 6





FIG.7



$$|c-d| > |d-e| \text{ AND } |b-c| > |a-b| \text{ BUT NOT } b \leq c \leq d \text{ AND } b \geq c \geq d$$

FIG.8




FIG.9


FIG. 10A

FIG. 10B

FIG. 10C

FIG. 10D

FIG. 10E






FIG. 11

Attorney's Ref. No.:

## Declaration and Power of Attorney For Patent Application

特許出願宣言書及び委任状

## Japanese Language Declaration

日本語宣言書

下記の氏名の発明者として、私は以下の通り宣言します。

As a below named inventor, I hereby declare that:

私の住所、私書箱、国籍は、下記の私の氏名の後に記載された通りです。

My residence, post office address and citizenship are as stated next to my name.

下記の名称の発明に関して請求範囲に記載され、特許出願している発明内容について、私が最初かつ唯一の発明者（下記の氏名が一つの場合）もしくは最初かつ共同発明者であると（下記の名称が複数の場合）信じています。

I believe I am the original, first and sole inventor (if only one name is listed below) or an original, first and joint inventor (if plural names are listed below) of the subject matter which is claimed and for which a patent is sought on the invention entitled

APPARATUS AND METHOD OF BLOCKNOISE DETECTION AND REDUCTION

上記発明の明細書（下記の欄で×印がついていない場合は、本書に添付）は、

the specification of which is attached hereto unless the following box is checked:

☐ \_\_\_\_\_に提出され、米国出願番号または特許協定条約 国際出願番号を \_\_\_\_\_ とし、（該当する場合） \_\_\_\_\_ に訂正されました。☐ was filed on \_\_\_\_\_ as United States Application Number or PCT International Application Number

and was amended on \_\_\_\_\_ (if applicable)

私は、特許請求範囲を含む上記訂正後の明細書を検討し、内容を理解していることをここに表明します。

I hereby state that I have reviewed and understand the contents of the above identified specification, including the claims, as amended by any amendment referred to above.

私は、連邦規則法典第37編第1条56項に定義されるとおり、特許資格の有無について重要な情報を開示する義務があることを認めます。

I acknowledge the duty to disclose information which is material to patentability as defined in Title 37, Code of Federal Regulations, Section 1.56.

## Japanese Language Declaration

## (日本語宣言書)

私は、米国法典第35編119条(a)-(d)項又は365条(b)項に基づき下記の、米国以外の国の少なくとも1ヶ国を指定している特許協力条約365条(a)項に基づく国際出願、又は外国での特許出願もしくは発明者証の出願についての外国優先権をここに主張するとともに、優先権を主張している、本出願の前に出願された特許または発明者証の外国出願を以下に、枠内をマークすることで、示しています。

I hereby claim foreign priority under Title 35, United States Code, Section 119 (a)-(d) or 365(b) of any foreign application(s) for patent or inventor's certificate, or 365(a) of any PCT International application which designated at least one country other than the United States, listed below and have also identified below, by checking the box, any foreign application for patent or inventor's certificate, or PCT International application having a filing date before that of the application on which priority is claimed.

## 外国での先行出願/Prior Foreign Application(s)

## Priority Not Claimed

(番号) / (Number)	(国名) / (Country)	(出願年月日) / (Day/Month/Year Filed)
83190/1999	Japan	26/March/1999
297915/1999	Japan	20/October/1999
355563/1999	Japan	15/December/1999

優先権主張なし

☐  
☐  
☐  
☐  
☐  
☐

私は、第35編米国法典119条(e)項に基づいて下記の米国外特許出願規定に記載された権利をここに主張いたします。

I hereby claim the benefit under Title 35, United States Code, Section 119 (e) of any United States provisional application(s) listed below.

(Application No.)

(Filing Date)

(Application No.)

(Filing Date)

(出願番号)

(出願日)

(出願番号)

(出願日)

私は下記の米国法典第35編120条に基づいて下記の米国外特許出願に記載された権利、又は米国を指定している特許協力条約365条(c)項に基づく権利をここに主張します。また、本出願の各請求範囲の内容が米国法典第35編112条第1項又は特許協力条約で規定された方法で先行する米国外特許出願に開示されていない限り、その先行米国外特許出願提出日以降で本出願書の日本国内または特許協力条約国際提出日までの期間中に入手された、連邦規則法典第37編1条56項で定義された特許資格の有無に関する重要な情報について開示義務があることを認識しています。

I hereby claim the benefit under Title 35, United States Code, Section 120 of any United States application(s), or 365 (c) of any PCT International application designating the United States, listed below and, insofar as the subject matter of each of the claims of this application is not disclosed in the prior United States or PCT International application in the manner provided by the first paragraph of Title 35, United States Code, Section 112, I acknowledge the duty to disclose information which is material to patentability as defined in Title 37, Code of Federal Regulations, Section 1.56 which became available between the filing date of the prior application and the national or PCT International filing date of application:

(Application No.)

(Filing Date)

(Status: Patented, Pending, Abandoned)

(出願番号)

(出願日)

(現況: 特許許可済、係属中、放棄済)

(Application No.)

(Filing Date)

(Status: Patented, Pending, Abandoned)

(出願番号)

(出願日)

(現況: 特許許可済、係属中、放棄済)

私は、私自身の知識に基づいて本宣言書の中で私が行なう表明が真実であり、かつ私が入手した情報と私の信じるところに基づく表明が全て真実であると信じていること、さらに故意になされた虚偽の表明及びそれと同等の行為は米国法典第18編1001条に基づき、罰金または拘禁、もしくはその両方により処罰されると、そしてそのような故意による虚偽の声明を行えば、出願した、又は既に許可された特許の有効性が失われることを認識し、よってここに上記のごとく宣誓を致します。

I hereby declare that all statements made herein of my own knowledge are true and that all statements made on information and belief are believed to be true; and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under Section 1001 of Title 18 of the United States Code and that such willful false statements may jeopardize the validity of the application or any patent issued thereon.

Under the Paperwork Reduction Act of 1995, no persons are required to respond to collection of information unless it displays a valid OMB control number.

## Japanese Language Declaration

(日本語宣言書)

委任状： 私は、下記の発明者として、本出願に関する一切の手続きを米特許商標局に対して遂行する弁理士または代理人として、下記の者を指名いたします。(弁理士、または代理人の氏名及び登録番号を明記のこと)

Harvey B. Jacobson, JR., Reg. 20,851;

D. Douglas Price, Reg. 24,514;

John Clarke Holman, Reg. 22,769;

Marvin R. Stern, Reg. 20,640;

POWER OF ATTORNEY: As a named inventor, I hereby appoint the following attorney(s) and/or agent(s) to prosecute this application and transact all business in the Patent and Trademark Office connected therewith. (list name and registration number)

Michael R. Slobasky, Reg. 26,421;

Jonathan L. Scherer, Reg. 29,851;

Irwin M. Aisenberg, Reg. 19,007;

William E. Player, Reg. 31,409

書類送付先:

Send Correspondence to:

JACOBSON, PRICE, HOLMAN & STERN  
PROFESSIONAL LIMITED LIABILITY COMPANY

直接電話連絡先: (名前及び電話番号)

Direct Telephone Calls to: (name and telephone number)

JACOBSON, PRICE, HOLMAN & STERN  
PROFESSIONAL LIMITED LIABILITY COMPANY  
(202) 638-6666

唯一または第一発明者名

Full name of sole or first inventor

Takashi KENMOCHI

発明者の署名

日付

Inventor's signature

Date

Takashi Kenmochi

March 7, 2000

住所

Residence

日本国, \_\_\_\_\_

Yokosuka-Shi, Kanagawa-Ken, Japan

国籍

Citizenship

日本

Japan

私書箱

Post Office Address

1-29-10, Hairando, Yokosuka-Shi, Kanagawa-Ken, JAPAN

第二共同発明者

Full name of second joint inventor, if any

第二共同発明者の署名

日付

Second inventor's signature

Date

住所

Residence

日本国, \_\_\_\_\_

国籍

Citizenship

日本

私書箱

Post Office Address

(第三以降の共同発明者についても同様に記載し、署名をすること)

(Supply similar information and signature for third and subsequent joint inventors)